Analytical Modelling Of Breakdown

Effect In Graphene Nanoribbon Field

Effect Transistor by Mahdiar, Hosseinghadiry
ANALYTICAL MODELLING OF BREAKDOWN
EFFECT IN GRAPHENE NANORIBBON FIELD
EFFECT TRANSISTOR
MAHDIAR HOSSEINGHADIRY
UNIVERSITI SAINS MALAYSIA
2014
ANALYTICAL MODELLING OF BREAKDOWN
EFFECT IN GRAPHENE NANORIBBON FIELD
EFFECT TRANSISTOR
by
MAHDIAR HOSSEINGHADIRY
Thesis submitted in fulfilment of the requirements
for the degree of
Doctor of Philosophy
January 2014
ACKNOWLEDGEMENTS
I would like to thank Dr. Asrulnizam for his enlightening guidance, kindness and support
through this research. In addition I am very grateful of Dr. Ahmadi for his advices and helps.
Many thanks to Mahdieh Nadi and our parents who have been always supporting. Furthermore,
I am grateful for receiving financial aid from Universiti Sains Malaysia through PhD fellowship
scheme. Finally I would like to thank all my friends, Mehdi khiabani, Mehdi Saiedmanesh,
Arash Bahadorian, and Mahmood Pesaran for their help and support.
ii
TABLE OF CONTENTS
Acknowledgements. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ii
Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii
List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vii
List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . viii
List of Symbols . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xiv
List of Abbreviation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xviii
Abstrak . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xx
Abstract . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xxii
CHAPTER 1 – INTRODUCTION
1.1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.3 Problem statement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.4 Research limitations and assumptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.5 Research objectives . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.6 Research Methodology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.6.1 Length of saturation velocity region. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.6.2 Impact ionization coefficient . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.6.3 Breakdown mechanism. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.7 Thesis organisation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
CHAPTER 2 – BASIC CONCEPT OF FIELD EFFECT TRANSISTORS
2.1 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.2 Field effect transistors (FET) and its issues . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.3 Length of velocity saturation region . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.4 Impact ionization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
iii
2.5 Lateral breakdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.5.1 Multiplication coefficient and ionization integral. . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.5.2 Avalanche breakdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.6 Down scaling problems. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
2.7 Carbon-based devices. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
2.7.1 Advantages of graphene-based electronics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
2.7.2 Disadvantages of graphene-based electronics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
2.7.3 Application of graphene in electronics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.7.3(a) Applications of graphene in digital electronics . . . . . . . . . . . . . . . . . 25
2.7.3(b) Application of graphene in analogue electronics. . . . . . . . . . . . . . . . 26
2.7.4 Important graphene parameters in connection with FETs. . . . . . . . . . . . . . . . . . 27
2.7.4(a) Bandgap . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
2.7.4(b) Mobility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
2.7.4(c) High-field transport. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
2.7.4(d) Two-dimensional nature of graphene. . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
2.8 Length of velocity saturation region . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
2.9 Ionization coefficient . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
2.10 Graphene . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
2.10.1 Experimental works and analytical models related to carbon-based
electronics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
2.10.2 Review of the most important graphene-based transistors. . . . . . . . . . . . . . . . . . 49
CHAPTER 3 – METHODOLOGY
3.1 Length of velocity saturation region (Ld) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
3.1.1 1D Model for Single-gate GNRFET.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
3.1.2 1D Model for Double-gate GNRFET.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
3.1.3 2D Model for Double-gate GNRFET.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
3.2 Ionization coefficient . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
iv
3.2.1 Verifying the models’ assumptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
3.2.2 The proposed model for ionization coefficient. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
3.2.2(a) Ballistic motion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
3.2.2(b) Drift motion. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
3.2.3 Ionization threshold energy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
3.3 Breakdown voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
3.3.1 Single-gate GNRFET.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
3.3.2 Double-gate GNRFET.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
CHAPTER 4 – RESULTS AND DISCUSSION
4.1 Lateral electric field and length of velocity saturation region . . . . . . . . . . . . . . . . . . . . . . . 76
4.1.1 Single-gate GNRFET.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
4.1.2 Double-gate GNRFET.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
4.1.2(a) 1D Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
4.1.2(b) 2D Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
4.1.3 Comparison between single- and double-gate GNRFETs. . . . . . . . . . . . . . . . . . 84
4.2 Ionization coefficient . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
4.3 Breakdown Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
4.3.1 Single-gate GNRFET.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
4.3.2 Double-gate GNRFET.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
4.3.3 Comparison between breakdown voltage of DG- and SG-GNRFET . . . . . . 97
4.3.4 Comparison with silicon counter part devices. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
4.4 Validation range of the proposed model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
CHAPTER 5 – CONCLUSION AND FUTURE WORKS
5.1 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
5.2 Future works . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
v
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
APPENDICES .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
APPENDIX A – DEFINITION OF IMPORTANT PARAMETERS IN
MODELLING OF FETS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112
APPENDIX B – LIST OF PUBLICATIONS .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
B.1 Published and accepted articles . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
vi
LIST OF TABLES
Page
Table 2.1 Application of surface potential in modelling of different device
characteristics 37
Table 2.2 Application of surface potential in modelling of different device
characteristics 40
Table 2.3 Application of surface potential in modelling of different device
structures 40
Table 2.4 The most important papers presenting ionization coefficient models in
conventional semiconductors. 42
Table 2.5 Important review papers and other works related to various topics on
graphene 46
Table 2.6 Important models proposed for different properties of graphene 47
Table 4.1 Default value for parameters used in simulation. Some values such as
channel length and GNR’s width may treat as variable. 77
Table 4.2 Breakdown voltage of GNRFET compared to existed experimental
data for silicon-FETs in different technologies. 98
vii
LIST OF FIGURES
Page
Figure 1.1 Conventional MOSFET with isolated gate from channel using oxide.
Each FET consists of four main parts, drain, source, gate and channel.
Gate is responsible to control conductivity of the channel and
establish current flow between drain and source. 2
Figure 1.2 Graphene in form of a tube is called carbon nanotube (CNT). Narrow
sheet of graphene which is unzipped CNT is known as graphene
nanoribbon (GNR) 3
Figure 1.3 Typical GNRFET with top gate and Au drain and source contacts.
Graphene nanoribbon is used in channel to decrease the transistor
switching time. 3
Figure 1.4 Flow chart used to conduct this project. 8
Figure 2.1 Conventional FETs. Schematic cross section of an n-type bulk silicon
FET. (Extracted from (Schwierz, 2010)) 11
Figure 2.2 FET transfer characteristics showing ID against the gate-source
voltage, Vgs. Increasing Vds causes the current to increase. However,
after a certain Vds, which is called saturation voltage (Vth) a saturation
point is reached and the current does not increase as Vds increases. 11
Figure 2.3 Length of velocity saturation region Ld and pinch off point. At high
electric field, carriers velocity reaches a saturation velocity and
current saturates. Impact ionization occurs in the region between
pinch-off and drain. 12
Figure 2.4 A typical power transistor with drift region outside gate area. The tf ,
tb, tsi are front oxide, back oxide, channel thickness respectively and L
is the length of drift region or Ld. In conventional power devices,
increasing drift region length (L) causes the breakdown voltage to
increase. (Figure has been extracted from (Yang et al., 2005)) 13
Figure 2.5 Avalanch breakdown and substrate current in a typical FET. Impact
ionization results in substrate current, which is undesired
characteristic in conventional FETs. (Extracted from (Wong, 2000)). 17
Figure 2.6 Trends in the number of transistors per digital chips and transistor
channel. To keep up with this trends length of channel in transistors
has been reduced. However, this shrinking cannot continue for too
long, which is why new structures such double-gate FETs and new
materials like graphene have been introduced hoping to reach even
shorter length and higher processing speed. (Extracted from
(Schwierz, 2010) 18
viii
Figure 2.7 Mispositioned CNT resulting in current variation in CNTFETs.
(Extracted from (Patil et al., 2008)) 25
Figure 2.8 A schematic of the fabricated CMOS inverter (a) and Fermi level
repositioning in order to implement p-type and n-type FET (b).
(Extracted from (Traversi et al., 2009)) 26
Figure 2.8(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 2.8(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 2.9 An AND logic gate (a and b) employing mono-layer graphene
transistor. R is the output resistance of the graphene transistor,
depending on the voltage of the gate VG. Obviously this kind of logic
dissipates static power but benefits from very low delay using high
mobility graphene mono-layer. Since making p-type and n-type
channel is still a challenge the superiority of graphene has been
verified using undoped channel and RTL logic. (Extracted from
(Sordan et al., 2009)) 26
Figure 2.10 Bandgap in graphene. SL: single-layer; BL: bilayer; LA: large-area;
GNR: graphene nanoribbon. As can be seen existence of bandgap in
GNR and BL graphene has been shown by experimental and
theoretical studies. However, large area graphene does not open
bandgap (Extracted from (Schwierz, 2010)) 28
Figure 2.11 Armchair (a) and zigzag (b) forms of GNR. The direction of current is
assumed from left to right (Lateral direction). 28
Figure 2.11(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 2.11(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 2.12 Bandgap versus nanoribbon width. As width of nanoribbon decreases
the bandgap increases. (Han et al., 2007)) 29
Figure 2.13 Bandgap related to graphene and GNRs. a) an armchair GNR
(ac-GNR) with length Lac and width Wac. b) band-structure for
large-area graphene (i), GNR (ii), bi-layer graphene (iii), and bi-layer
graphene under the influence of an electric field. (Extracted from
(Schwierz, 2010)) 31
Figure 2.13(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 2.13(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
ix
Figure 2.14 Electron mobility in conventional material such as iii-v compounds
InSb, InAs, In0.53Ga0.47As, InP, GaAs, In0.49Ga0.51P, and GaN. The
values of mobility are related to undoped material except the Si.
Moreover two region are demonstrated to show the range of mobility
in CNT and GNR provided by experimental and theoretical studies.
The figure shows that GNR can present lower mobility than that of
silicon at bandgap wider than almost 0.5 eV. (Extracted form
(Schwierz, 2010)) 32
Figure 2.15 As the nanoribbon width is reduced the bandgap gets wider but
unfortunately the mobility of graphene decreases from 105cm/Vs for
W = 10 nm to 103cm/Vs for W = 2 nm. (Extracted from (Bresciani
et al., 2010)) 33
Figure 2.16 drift velocity of electrons respect to electric field for large-area
graphene (Extracted from (Shishir and Ferry, 2009)) 34
Figure 2.17 The effects of drain-source Vds and channel length L on the length of
velocity saturation region (Impact ionization length). The Ld
increases with Vds and channel length. (Extracted from (Wong, 2000)) 42
Figure 2.18 Ionization coefficient versus electric field (ε) and ionization threshold
energy (Ei) employing different approaches. (Extracted from (Rubel
et al., 2011)) 45
Figure 2.19 a) Several structures to make transistors based on graphene. From
left, back-gated, double-gated employing exfoliated graphene channel
or graphene, which has been grown on metal, and top-gated with a
channel of epitaxial graphene (Schwierz, 2010). 50
Figure 2.19(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 2.19(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 2.20 Drain current against drain-source voltage in large-area
graphene-based FET. a) Transfer characteristics consists of two linear
regions and one saturation region. b) Transfer characteristics cross at
high values of Vds meaning that the gate cannot control the current.
(Extracted from (Curtis et al., 2009)) 52
Figure 2.20(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Figure 2.20(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Figure 3.1 Schematic cross section of a top-gated GNRFET. 55
Figure 3.2 Schematic cross section of a double-gate GNRFET (DG-GNRFET).
The parameters ξsat and ξ0 are used interchangeably in this text. 59
Figure 3.3 Schematic cross section of a double-gate GNRFET. 62
x
Figure 3.4 Momentum relaxation mean free time and path (τm and λm) as a
function of energy. The values obtained from modelling (Eq. 3.55)
and simulation (Tse et al., 2008) and have been compared together in
this figure showing that equation λm = υFτm is valid for calculation of
λm. 67
Figure 3.4(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Figure 3.4(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Figure 3.5 Average energy of electron versus electric field (a) at moderate
strength (b) at high strength. Comparison of the modelled results
using Eq. 3.59 with simulated data show that the proposed model
agrees well with simulation. 69
Figure 3.5(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Figure 3.5(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Figure 3.6 Profile of drift velocity against energy calculated from Eq. 3.60. Drift
velocity saturates at 3.5×105m/s from 0.4 eV energy onward. 70
Figure 3.7 typical carrier trajectory and the associated energy gain. As carrier
experience the lateral electric field, it gains energy from field. During
the path along the direction of electric field it may lose its energy due
to collisions. (Figure extracted from (Rubel et al., 2011)) 71
Figure 3.8 Number of carbon atoms in traverse direction and the vertical distance
between two carbon atoms 73
Figure 4.1 Lateral electric field of SG-GNRFET at different drain voltages. The
highest electric field is seen at drain junction. 78
Figure 4.2 The Ld of SG-GNRFET at different L and Vds. 79
Figure 4.3 The Ld of SG-GNRFET vs. tox variations at different drain voltages. 79
Figure 4.4 Lateral electric field of DG-GNRFET at different positions from drain
junction. 80
Figure 4.5 The Ld of DG-GNRFET at different channel lengths and drain voltages. 80
Figure 4.6 The Ld of DG-GNRFET vs. oxide thickness variations at different
drain voltages. 81
Figure 4.7 Comparison of the results extracted from 2D numerical simulator and
model. 82
Figure 4.8 The effect of drain-source voltage on the profile of surface potential,
and lateral electric field distribution using the proposed model.
Default parameters are Nd = 5×1025 m−3, L = 20nm, tox = 1 nm, and
graphene film thickness tG = 0.4 nm. 83
xi
Figure 4.8(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Figure 4.8(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Figure 4.9 The effect of doping concentration (a) and oxide thickness (b) on the
lateral electric field and length of saturation velocity region. Default
parameters are Nd = 5×1025m−3, L = 20 nm, tox = 1 nm, and
tG = 0.4 nm. 84
Figure 4.9(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Figure 4.9(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Figure 4.10 The effect of channel length and doping concentration on the length
of saturation velocity region. Default parameters are
Nd = 5×1025m−3, L = 20 nm, tox = 1 nm, and tG = 0.4 nm. 85
Figure 4.10(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Figure 4.10(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Figure 4.11 Profile lateral electric field against distance from drain for DG- and
SG-GNRFET. Horizontal axis is the distance from drain in nm. 86
Figure 4.12 The profile of velocity saturation region length respect to,
drain-source voltage (a), oxide thickness (b), and channel length (c).
As can be seen, double-gate FET suppress the length of drain region. 87
Figure 4.12(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Figure 4.12(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Figure 4.12(c) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Figure 4.13 Ionization coefficient of GNR versus reciprocal electric field (a) at
high strength compared to ionisation coefficient of silicon extracted
from (Yeom et al., 1996) (b) at very high strength. 88
Figure 4.13(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
Figure 4.13(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
Figure 4.14 Ionization coefficient of GNR versus electric field compared to that of
silicon. Solid lines shows the results of Monte Carlo simulation from
(Ghadiry et al., 2013). 89
Figure 4.15 Results of simulation of threshold energy using Guassian atomic
simulator (Frisch et al., 2009) and the ratio of Et over Eg. 89
Figure 4.16 Breakdown voltage SG-GNRFET at different oxide thickness and
channel length. (a) L = 15 nm (b) L = 30 nm 91
Figure 4.16(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
xii
Figure 4.16(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
Figure 4.17 Breakdown voltage for single-gate GNRFET at different GNR’s
width and channel length 92
Figure 4.17(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Figure 4.17(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Figure 4.18 The gate-source voltage versus lateral electric field at the drain region.
Different channel length is applied as well as gate-source voltage. 93
Figure 4.19 Breakdown voltage of single-gate GNRFET against gate voltage at
different channel length. 94
Figure 4.20 Breakdown voltage for double-gate graphene nanoribbon transistor at
different oxide thickness and channel length 95
Figure 4.20(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Figure 4.20(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
Figure 4.21 Breakdown voltage for DG-GNRFET at different GNR’s width and
channel length 96
Figure 4.21(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Figure 4.21(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
Figure 4.22 Breakdown voltage of single-gate GNRFET against gate voltage 97
Figure 4.23 A comparison between breakdown voltage of single and double-gate
GNRFET at different GNR’s width, channel length, and oxide
thickness. It shows that breakdown voltage of a double-gate device is
almost half the BV of single-gate counterpart. 100
Figure 4.23(a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Figure 4.23(b) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Figure 4.23(c) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
xiii
LIST OF SYMBOLS
θ angle in radians
Ld Length of velocity saturation region
α Ionization coefficient
Vgs Gate-source voltage
Vth Transistor threshold voltage
Vsat Drain saturation voltage
Vgs Drain-source voltage
ID Drain current
L Channel length
LE Effective channel length
BV Breakdown voltage
t f Front gate oxide thickness
tb Back gate oxide thickness
tsi Silicon channel thickness
F Electric field strength
q Charge magnitude
Et Ionization threshold energy
x Lateral distance
xiv
M(x) Multiplication factor
αn Ionization coefficient of electrons
αp Ionization coefficient of holes
Isub Substrate current
a Graphene lattice constant
mh Hole effective mass
me Electron effective mass
m0 Free electron mass
Ion On current of FET
Io f f Off current of FET
Vtn N-channel threshold voltage
Vt p P-channel threshold voltage
f Frequency
Eg Bandgap energy
h¯ Reduced Plank’s Constant
Wg GNR’s width
υF Fermi Velocity
μFE Field effect mobility
gm Transconductance
Vs Drain-Source voltage
xv
Cg Gate capacitance
tox Gate oxide thickness
εox Oxide dielectric constant
Cq Quantum capacitance
Cox Oxide capacitance
φ Surface potential
Vg Gate voltage
N Doping concentration
n Carrier concentration
Vbi Built-in voltage
VFB Flat band voltage
λE Energy mean free path
λm Momentum mean free path
τE Energy mean free time
τm Momentum mean free time
VT Thermal voltage
εg Graphene dielectric constant
tg Graphene nanoribbon thickness
Vsub Substrate voltage
Q Charge
xvi
φch Surface potential at the centre of the channel
n2D 2D carrier concentration
f (E −EF) Fermi Dirac distribution function
K Boltzmann Constant
T Temperature
EFs Source Fermi Energy
EFd Drain Fermi Energy
ξ Lateral electric field
ρm mass density of graphene
υph Sound velocity in 2D graphene
D Acoustic deformation potential
υg Group velocity in graphene
υsat Saturation velocity of carriers
ωop Optical phonon frequency
Nop Occupation number
xvii
LIST OF ABBREVIATION
LVSR Length of Velcity Saturation Region
FET Field Effect Transistor
GNR Graphene Nanoribbon
CNT Carbon Nanotube
Sat Saturation
MOSFET Metal Oxide Field Effect Transistor
BJT Bipolar Junction Transistor
CMOS Complementary Metal Oxide Field Effect Transistor
PDP Power Delay Product
ITRS International Roadmap for Semiconductor Technology
GNRFET Graphene Nanoribbon Field Effect Transistor
SG Single Gate
DG Double Gate
APD Avalanche Photo Diode
HEMT High Electron Mobility Transistor
2D Two-Dimensional
1D One-Dimensional
RTL Resistor Transistor Logic
xviii
BL Bilayer
SL single Layer
3D Three-Dimensional
ES Equilibrium State
LB Lucky Ballistic
LD Lucky Drift
CNTFET Carbon Nanotube Field Effect Transistor
xix
PEMODELAN ANALITIKAL KESAN PECAH
RUNTUH TRANSISTOR KESAN MEDAN
NANORIBBON GRAPHENE
ABSTRAK
Sejak tahun 2004, aplikasi graphene sebagai saluran transistor telah menjadi tumpuan kerana
kelebihan dari segi berskala luar biasa dan mempunyai mobiliti pembawa yang tinggi. Per-
modelan kesan voltan runtuh (BV ) terhadap transistor medan elektrik graphene nanoribbon (
GNRFET ) diperlukan untuk mengkaji had voltan operasi untuk transistor. Walau bagaima-
napun, sehingga kini tiada kajian yan terperinci mengenai pendekatan analisis dan pemodelan
pada kesan BV untuk transistor yang berasaskan graphene. Oleh itu, tujuan projek ini adalah
untuk mewujudkan model separuh analisis untuk medan elektrik sisi, panjang halaju kawasan
ketepuan ( LVSR ) ,pekali pengionan ( α ), dan voltan runtuh transistor medan nanoribbon gra-
phene ( GNRFET). Metodologi projek ini di mana mengaplikasikan undang-undang Gauss di
kawasan saliran dan punca untuk menerbitkan persamaan potensi permukaan dan medan elek-
trik sisi. Setelah itu,LVSR dihitungkan sebagai penyelesaian untuk potensi permukaan pada
keadaan tepu. Pengionan pekali dimodelkan dan dihitungkan dengan menerbitkan persamaan
kebarangkalian perlanggaran dalam mod balistik dan hanyut dengan berdasarkan teori hanyut-
an bertuah pengionan. Tenaga ambang pengionan dihitungkan dengan menggunakan simulasi
dan persamaan empirikal yang diterbitkan daripada analitikal separuh.Akhirnya keadaan pe-
cahan runtuhan digunakan untuk menghitungkan BV sisi. Hasil daripadakajian ini, model ana-
lisis dan separa analisis yang mudah telah dicadangkan untuk LVSR, α , dan BV, yang boleh
digunakan di dalam mereka bentuk dan pengoptimuman peranti semikonduktor dan penderia
xx
yang berasaskan graphene. Aplikasi penggunaan persamaan yang dicadangkan BV telah dikaji
dengan keadaan situasi yang berbeza iaitu panjang saluran, bekalan voltan,ketebalan oksida,
lebar GNR dan voltan get. Keputusan simulasi menunjukkan voltan operasi FET boleh seren-
dah 0.25 V untuk mengelakkan pecah runtuh. Walaubagaimanapun, selepas pengoptimuman
ia boleh dicapai sehingga 1.5 V.
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ANALYTICAL MODELLING OF BREAKDOWN
EFFECT IN GRAPHENE NANORIBBON FIELD
EFFECT TRANSISTOR
ABSTRACT
Since 2004, graphene as transistor channel has drawn huge amount of attention due to
its extraordinary scalability and high carrier mobility. In order to open required bandgap, its
nanoribbon form is used in transistors. Breakdown effect modelling of the graphene nanorib-
bon field effect transistors (GNRFET) is needed to investigate the limits on operating voltage
of the transistor. However, until now there is no study in analytical approach and modelling of
the breakdown voltage (BV) effects on the graphene-based transistors. Thus, in this project,
semi-analytical models for lateral electric field, length of velocity saturation region (LVSR),
ionization coefficient (α), and breakdown voltage (BV) of single- and double-gate graphene
nanoribbon field effect transistors (GNRFET) are proposed. As the methodology, the applica-
tion of Gauss’s law at drain and source regions is employed in order to derive surface potential
and lateral electric field equations. Then, LVSR is calculated as a solution of surface poten-
tial at saturation condition. The ionization coefficient is modelled and calculated by deriving
equations for probability of collisions in ballistic and drift modes based on lucky drift theory of
ionization. Then the threshold energy of ionization is computed using simulation and an empir-
ical equation is derived semi-analytically. Finally avalanche breakdown condition is employed
to calculate the lateral BV. As a result of this research, simple analytical and semi-analytical
models are proposed for the LVSR, α , and BV, which could be used in design and optimization
of semiconductor devices and sensors. The proposed equations is used to examine the BV at
xxii
different situations of various channel lengths, supply voltages, oxide thickness, GNR widths,
and gate voltages. Simulation results show the operating voltage of FETs could be as low as
0.25 V in order to prevent breakdown. However, after optimizations it can be reached to 1.5 V.
xxiii
CHAPTER 1
INTRODUCTION
1.1 Overview
In this section, firstly, a brief background is presented to explain the issues connected with
CMOS scaling and breakdown voltage. Secondly, the research objectives, scope, plan, and a
brief methodology of this project are expressed.
1.2 Background
Metal oxide field effect transistor (MOSFET) as shown in Fig. 1.1 has been the most used semi-
conducting device for low power logic circuits, power MOSFETs and analogue applications.
The key advantages of MOSFET compared to previous counterparts such as resistor-transistor
logic (RTL) and bipolar-junction transistor (BJT) are its low power consumption and high input
impedance due to isolation of gate from channel. However, high delay of CMOS (Complemen-
tary MOS) used in digital applications has been always an issue compared to high switching
frequency of for example BJT logics.
For decades there has been a lot of improvements in lowering power and delay in MOS-
FETs by changing the gate dielectric, altering the structure and using different layers, adding
several gates leading to double-gate, triple gate and even surrounding gate MOSFETs to control
the channel better, and obviously employing different channel material such as GaAs instead
of silicon to increase the carrier velocity.
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Figure 1.1: Conventional MOSFET with isolated gate from channel using oxide. Each FET
consists of four main parts, drain, source, gate and channel. Gate is responsible to control
conductivity of the channel and establish current flow between drain and source.
Alternatively, shrinking transistor sizes has been one of the most significant solutions for
improving power-delay product (PDP). Reducing the channel length, results in lowering the
channel resistance and delay. In addition, it causes the gate capacitance, which is the most
important factor in logic gates’ delay, to reduce (International roadmap for semiconductor
thechnology (ITRS), 2013). Having said that, there are limitations, such as short channel effects,
preventing scaling down to nanoscale dimensions and reaching desired characteristics.
When the channel length is comparable to the depletion region of the source and drain the
device is called a short channel device. In short channel devices, short channel effect arises
that limits the device performance.
Therefore researchers have been trying to introduce new materials with higher mobility
and scalability. In 2004, Geim and Nikolove (Novoselov et al., 2004) managed to produce sta-
ble graphene- one atom thick layer of graphite at room temperature-and measure its mobility.
As it was expected from previous theoretical studies, high carrier mobility was measured in
graphene, which is a promise for future nanoelectronic devices. In addition to very high carrier
velocity, it shows very high conductance, and tunable bandgap. However the main issue with
graphene is its zero bandgap which makes it a very poor semiconducting material for appli-
cation of FETs. Further studies on opening bandgap in graphene, resulted in introduction of
Carbon Nanotube (CNT) and graphene nanoribbon (GNR). Fig. 1.2 shows typical samples of
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Figure 1.2: Graphene in form of a tube is called carbon nanotube (CNT). Narrow sheet of
graphene which is unzipped CNT is known as graphene nanoribbon (GNR)
Figure 1.3: Typical GNRFET with top gate and Au drain and source contacts. Graphene
nanoribbon is used in channel to decrease the transistor switching time.
GNR and CNT.
Graphene nanoribbons are strips of graphene with narrow width normally less than 50
nm indicating notable electrical properties such as high mobility, high conductance and small
bandgap (Novoselov et al., 2004). Recently, GNR has been introduced as an alternative mate-
rial for the next generation of MOSFETs (Schwierz, 2010). Fig. 1.3 shows a typical graphene
nanoribbon FET (GNRFET) with a top gate. Using graphene with thickness as low as possible,
the adverse short channel effects in silicon-based MOSFETs could be solved. Therefore, the
dimensions of the transistors could be scaled down extremely, which results in low propagation
delay down to 0.025 ps (Sako et al., 2011).
3
However the benefits of GNR come with cost. Firstly, the bandgap opened in GNR is still
not enough to secure a satisfactory Ion/Io f f and in narrow ribbons, edge effects suppress the
mobility to some values even less than that of silicon counterpart. Secondly, Fabrication of
GNR is still a difficult and not accurate task (Schwierz, 2010). Despite great improvement in
fabrication process of GNR, it is still not mature enough to be used in mass production and
industry. However the research is still vastly going on in this field hoping to find solutions for
these issues.
Due to difficulties in fabrication of GNR, many researchers take advantage of analytical
modelling and computer simulation to extract details about properties of GNR and possibility
of making applicable FETs using GNR. As a result, there are several models for properties of
GNR and CNT in the literature. However, since graphene as channel material was introduced
recently, there are still many unanswered questions to be explored on these materials. As an
example, there has been no attempt to study the breakdown mechanism and ionization process
of GNR analytically or experimentally.
Lateral breakdown, which will be the focus of this thesis, is a mechanism limiting the
maximum voltage that can be tolerated before the beginning of large current flow between the
drain and source in a FET. Prior to calculate the lateral breakdown voltage, impact ionization
rate must be computed. Eqn. 1.1 shows the relation of impact ionization and breakdown voltage
(Yang et al., 2005).
1 =
∫ Ld
0
αdx (1.1)
,where Ld is the length of saturation velocity region- a portion of channel between pinch-off
point and drain- and α is the impact ionization which is the number of electron-hole pairs
created by a mobile carrier travelling a unit of distance along the lateral electric field (Rubel
et al., 2011).
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When a sufficient electric field is applied between drain and source, mobile carriers gain
enough energy to create electron hole pairs by colliding to lattice atoms resulting in impact
ionization (Wong, 2000; Kim et al., 1996). This process (impact ionisation) defines the current
which flows in the depletion region when a large electric field is applied.
In this thesis, a study on effects of lateral breakdown voltage of GNR-based FETs is con-
ducted. As a results of this thesis, several analytical models are proposed for breakdown mech-
anism and safe operating voltage of typical devices is calculated analytically. In addition, future
studies on design and optimization of related devices such as power FETs or avalanche photo
diodes (APDs) could use the proposed approach here.
1.3 Problem statement
Increasing the drain-source voltage (Vds) in FETs causes the drain-source current (Ids) to in-
crease. However, there is a limit (breakdown voltage (BV )) in increasing Vds. After that limit,
the device does not function properly and either it conducts high amount of current or cut the
current both being a failure in a circuit. Therefore, it is necessary to identify BV of any new
material in the devices in order to limit the operating voltage. While in carbon-based FETs,
which is the most important device in carbon-based digital and analogue circuits, there is short-
age of research on breakdown voltage. Therefore, it was a motivation for us to examine the
breakdown and ionization mechanisms in GNRFETs. In this project, an analytical approach is
presented to calculate maximum operating voltage of GNRFETs.
1.4 Research limitations and assumptions
As fabrication of carbon-based devices requires sophisticated equipments such as advanced and
accurate CVD (Chemical vapour deposition) machine, and precise photo lithography, fabrica-
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tion is not possible with the available equipments in our university. Therefore, our research is
limited to analytical models and computer simulations only. We only address lateral breakdown
and ionization. In addition, among variety of devices such as bilayer-GNRFET, CNT-FET, we
limit this project to mono-layer GNRFET for simplicity to make sure that we can achieve
our objectives. However, both single-gate and double-gate FETs are modelled and breakdown
voltage is calculated.
1.5 Research objectives
i. Objective 1
To propose analytical models for lateral electric field and length of velocity saturation
region of GNR-based FETs
ii. Objective 2
To propose an analytical model for ionization coefficient and breakdown voltage of GNR-
based FETs
iii. Objective 3
To simulate GNR-based FETs in terms of breakdown voltage and calculate the maximum
operating voltage of the typical GNRFETs at different conditions
1.6 Research Methodology
The modelling in this project is divided into three different sections. The first section deals
with surface potential, lateral electric field, and length of velocity saturation region. The sec-
ondly, section provides models for ionization coefficient, and in the last section the model for
breakdown voltage is provided.
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1.6.1 Length of saturation velocity region
Surface potential will be modelled using application of Gauss law at drain and source re-
gions of graphene nanoribbon channel. As Fig. 1.4 shows, the models are derived using
one-dimensional approach for simplicity. Firstly, we start by applying Gauss’s Law inside
the channel to obtain Poison’s Equation. Then surface potential is resulted by solving the Poi-
son’s Equation. By taking derivation, lateral electric field can be obtained. In addition, using
the surface potential expression, the length of velocity saturation region is achieved.
1.6.2 Impact ionization coefficient
Impact ionization model can be derived based on general lucky drift theory reported in (Fawcett
et al., 1970) and successfully used for semiconductors with parabolic bandstructure such as Si,
GaAs etc (Rubel et al., 2011). In this method, it is assumed that a carrier can reach threshold
energy in two ways. First it reaches threshold energy through a ballistic motion. Secondly, the
carrier first undergos some collisions, then reaches the threshold energy. Therefore, the motion
of electron is modelled in both drift and ballistic modes. First, an expression for characteristic
length being the distance carriers travel before reaching threshold energy having no collision
is derived. Then the probability of having no collision travelling characteristic length in both
ballistic and drift modes is formulated. Adding two probabilities gives the total probability of
reaching threshold energy. It is worth to mention that due to unusual properties of GNRs, sig-
nificant modification must be made to the previous models, which are discussed in the relevant
section.
1.6.3 Breakdown mechanism
Finally, the breakdown voltage is modelled. The model relies on Fullop’s integral, which has
been used many times for calculation of BV in silicon-based transistors (Yang et al., 2005). In
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Figure 1.4: Flow chart used to conduct this project.
this method, firstly multiplication factor is calculated and then by equating the multiplication
factor to infinity (avalanche breakdown condition), BV is calculated. The drain source voltage
is increased until the avalanche condition is satisfied. The obtained Vds is called breakdown
voltage resulting in infinite multiplication factor. In summary, a flow chart shown in Fig.1.4 is
used to conduct this project.
1.7 Thesis organisation
This thesis is organized as follows. Chapter 2 provides the basic concepts regarding the length
of saturation velocity region, ionization mechanism and lateral breakdown voltage. Further-
more useful equations and definitions will be provided there. In addition, more information will
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be given focusing on the advantages and disadvantages of graphene, application of graphene in
FETs and required equations and properties used in this thesis. Chapter 3 will review literature
in three sections, surface potential models, ionization coefficient models and graphene-based
transistors. In continue the methodology to conduct this research is presented in three sections
of chapter 4 consisting three types of analytical models. The next chapter presents the sim-
ulation results based on the proposed models at different values of structural parameters. A
comparison between double-gate (DG) and single-gate (SG) will be conducted as well. Chap-
ter 5 presents a summary of this thesis, outlines the achieved results and recommends possible
future works.
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CHAPTER 2
BASIC CONCEPT OF FIELD EFFECT
TRANSISTORS
2.1 Overview
In this chapter first the basic concept of FETs is introduced. In addition, in three subsections,
the concepts related to the length of saturation velocity region, impact ionization and lateral
breakdown are discussed. Finally, graphene is introduced as a candidate for transistor channel
and its properties related to FET are studied.
2.2 Field effect transistors (FET) and its issues
A FET, shown in (Fig. 2.1), is simply a device consisting of a gate, a channel region which
connects the source and drain junctions, and a barrier which separates the channel from the
gate. By controlling the channel conductivity in FETs the drain current increases or decreases.
The channel conductivity varies by changing the applied voltage between gate and source.
A threshold voltage Vt is defined in FETs as the minimum voltage of gate-source to form a
conducting channel between drain and source.
There are three main regions in each voltage transfer characteristic, cut-off, linear and
saturation. In cut-off state, where Vgs <Vth no conducting channel is formed and therefore no
current flows. In the linear region, Vgs > Vth and Vds < Vsat , where Vsat is the drain saturation
voltage. In this region as Vgs increases, the current increases too almost linearly respect to Vgs.
The last is saturation region (see Fig. 2.2), where as Vds increases current increases slightly.
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Figure 2.1: Conventional FETs. Schematic cross section of an n-type bulk silicon FET. (Ex-
tracted from (Schwierz, 2010))
Figure 2.2: FET transfer characteristics showing ID against the gate-source voltage, Vgs. In-
creasing Vds causes the current to increase. However, after a certain Vds, which is called satura-
tion voltage (Vth) a saturation point is reached and the current does not increase as Vds increases.
In this region carriers’ speed reaches velocity saturation υsat and does not exceed that due to
collisions, which deviate carriers from lateral direction and reduces their velocity.
2.3 Length of velocity saturation region
The effective channel length is one of the most important parameters of MOSFETs showing
the portion of the channel that contribute to the properties of the MOS such as current-voltage
(I-V) characteristic. In order to calculate effective channel length, which is LE = L−Ld, the
length of the drain region Ld has to be computed. The Ld controls the lateral drain breakdown
voltage (Wong, 2000), substrate current, hot-electron generation (Arora and Sharma, 1991),
and drain current at the drain region (Gildenblat et al., 2006). In a FET, if the applied drain
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voltage is higher than the drain saturation voltage, the electric field near the drain junction
will be higher than the critical field strength, which results in carrier velocity saturation. In
addition, high electric field near the drain junction causes impact ionization (Wong and Poon,
1997). Saturation region is defined as the region between pinch-off point and drain (see Fig.
2.3).
Oxide
Gate?
Source DrainPinch?off?point
LdLE
Figure 2.3: Length of velocity saturation region Ld and pinch off point. At high electric field,
carriers velocity reaches a saturation velocity and current saturates. Impact ionization occurs
in the region between pinch-off and drain.
As reported in (Wong, 2000; Singh, 2005) the length of this region is used along with
Fulop’s Integral to calculate breakdown voltage (BV) in FETs. In high power devices, a drift
region is normally formed outside the gate area to increase the breakdown voltage and length of
saturation region is approximated to the length of drift region (Kim et al., 2010; Dang, 1977).
Fig. 2.4 shows a schematic view of a typical power device. In this figure, the length of velocity
saturation region Ld and the effective channel LE separated by pinch-off point are shown.
2.4 Impact ionization
As the feature size of integrated MOS devices decreases further, the high electric field near
the drain region becomes more crucial and poses a limit on the device operations, notably
by a large gate current, substrate current and substantial threshold voltage shift, hot electron
generation and drain breakdown caused by the impact ionization in the high field region near
the drain. The key parameters for describing these mechanisms are the impact ionization rate
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Figure 2.4: A typical power transistor with drift region outside gate area. The tf , tb, tsi are front
oxide, back oxide, channel thickness respectively and L is the length of drift region or Ld. In
conventional power devices, increasing drift region length (L) causes the breakdown voltage to
increase. (Figure has been extracted from (Yang et al., 2005))
and the length of velocity saturation region.
The definition of impact ionization is the number of electron-hole pairs created by a mobile
carrier travelling unit of distance through the depletion region along the direction of the electric
field (Rubel et al., 2011). According to several previous works such as (Rubel et al., 2011), the
electrons and holes impact ionization coefficients are strongly dependant on the electric field
strength. It can be formulated as the inverse of the average distance travelled by a carrier prior
to the ionization event and it is given by α = P(F,Et)/l0, where P(F,Et) is the probability that
electron reaches threshold energy Et defined as minimum energy required to free an electron
(Ridley, 1983). In this equation, α is the impact ionization coefficient of GNR, F is the electric
field strength, and l0 = Et/qF is the distance travelled by carrier prior to impact ionization
assuming no collision is possible.
Impact ionization is an important charge generation mechanism. It occurs in many semi-
conductor/devices and it may either considered as beneficial characteristic of the device or it
can result in unwanted parasitic effects (Maes et al., 1990). For example, it is exploited in
avalanche photo diodes (APD).
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An avalanche photodiode (APD) is light-sensitive electron device employing the photo-
electric effect to interpret the intensity of the light to electricity. Applying high reverse bias
(typically 100-200 V in silicon) results in a gain (roughly 100) caused by impact ionization
and avalanche phenomenon.
2.5 Lateral breakdown
One the most important and unique properties of power devices is their capabilities to resist
high voltages and currents (Wong, 2000; Dang, 1977). In design of transistors used for digital
applications, reducing power consumption and increasing the performance are two important
objectives. One of the most influential parameter in reducing power is lowering the supply
voltage (Su et al., 2008). In contrast, in power devices, such as transistors used to derive electric
motors, the operating voltage is much higher than that of digital applications. Therefore, high
breakdown voltage is required. Based on the application, the BV could be varied from around
20 up to 30 V for voltage regulators used in power supply circuits in order to supply voltage for
processors to over 5000 V for devices, which is employed in power transmission lines (Wong,
2000). However, in nanotransistors, this voltage decreases down to even less than 2V (Su et al.,
2008).
Tolerating high voltages without showing high and uncontrolled current flow in a semi-
conducting device is ruled by the avalanche breakdown related to the lateral electric field in
the device (Krizaj et al., 1996). Normally high electric field is seen inside the structure of the
device or at the edges (Kim et al., 1996). Therefore, the device is optimized to tolerate high
drain-source voltages while the on-state voltage drop must be kept as low as possible in order
to reduce the power dissipation (Kim et al., 1996).
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2.5.1 Multiplication coefficient and ionization integral
The condition for occurring avalanche breakdown is met if the rate of the impact ionization
becomes infinite. If the electric field is increased enough, it reaches a certain level, where the
carriers could be accelerated and finally gain enough energy to generate electron-hole pairs by
colliding to lattice atoms. According to definition of the impact ionization coefficient, any hole
creates [αp dx] pairs of electron-hole by travelling dx in the depletion region. Concurrently, the
electron does the same and creates [αndx] pairs travelling the distance dx. Therefore, M(x),
which is known as the multiplication coefficient, defined as the number of electron-hole pairs
generate by a single electron-hole pairs firstly created at a distance x from the source junction,
is written by (Baliga, 2008) as
M(x) = 1+
∫ x
0
αnM(x)dx+
∫ Ld
x
αpM(x)dx (2.1)
, where can be written by (Baliga, 2008) as
M(x) = M(0)exp
(∫ x
0
(αn −αp)dx
)
(2.2)
, where M(0) is the total number of electron-hole pairs at the edge of the depletion region,
and αn and αp are ionization coefficients of electrons and holes respectively. Applying this
equation in 2.1 and taking x = 0 gives a solution of M(0) (Baliga, 2008).
M(0) =
(
1−
∫ Ld
0
αpexp
(∫ x
0
(αn −αp)dx
)
dx
)−1
(2.3)
Again Using this equation in 2.2 provides (Baliga, 2008)
M(x) =
exp(
∫ x
0 (αn −αp)dx)
1− ∫ Ld0 αpexp(∫ x0 (αn −αp)dx)dx (2.4)
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This equation is useful for calculation of the total number of electron-hole pairs caused by the
creation of a single electron-hole pair at a distance x from the junction provided that the lateral
electric field strength and distribution (in transistors) is calculated.
The avalanche breakdown condition, which is met when the total number of generated
electron-hole pairs in the depletion region is almost infinite, can be interpreted as the M almost
equal to infinity. This condition is met by assuming the dominator of Eq.2.4 to 0.
∫ Ld
0
αpexp
(∫ x
0
(αn −αp)dx
)
dx = 1 (2.5)
The left-hand side expression is referred as ionization integral. In the calculation of breakdown
voltage and analysis of the power devices, it is common to find a voltage at which make the
ionization integral equal to 1 (Yang et al., 2005). Considering equal coefficient for impact
ionization of holes and electrons, the avalanche breakdown condition can be written as (Wong,
2000; Fulop, 1967) ∫ Ld
0
αdx = 1 (2.6)
Using this equation, in order to find avalanche condition and breakdown voltage we need to
calculate ionization coefficient α , and Ld. This matter will be addressed using semi-analytical
approaches in the following chapters.
2.5.2 Avalanche breakdown
Electrons and holes that enters the depletion layer are swept out by the electric field within
the depletion region, leading to acceleration of the carriers to high velocities until they reach
saturation velocity. If the channel is made of silicon, the saturation drift velocity is about
1×107 m/s, which is attained at the electric field more than 1×105 cm−1 (Wong, 2000). If the
electric field increases even more, the mobile carriers can obtain enough energy so that their
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collision with lattice atoms could free an electron from the valence band and elevate that to
the conduction band resulting in generation of an electron-hole pair (Yeom et al., 1996). Then
the created electrons and holes, which are experiencing the electric field, contribute in further
impact ionisation and produce even more pairs. As a result, it is said that impact ionisation
is a self-progressive (multiplicative) phenomenon, leading excessive mobile carriers, which
participate in flowing significant current between drain and source. As the MOSFET is not
able to resist the applying higher voltages, due to a rapid increase in the current, the breakdown
voltage is known as a limit for operating voltage of MOSFETs (Dang, 1977).
Fig. 2.5 shows breakdown mechanism due to impact ionisation process.
Figure 2.5: Avalanch breakdown and substrate current in a typical FET. Impact ionization
results in substrate current, which is undesired characteristic in conventional FETs. (Extracted
from (Wong, 2000)).
2.6 Down scaling problems
The performance and power consumption of digital logic relies on almost completely on the
efficiency of a single device, which is the MOSFET. As mentioned before, for decades, scaling
down the MOSFETs has been the most important action to the succeed in digital logic. This
miniaturization has made it possible that the complexity of integrated circuits (ICs) doubles
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each 18 months as shown in Fig. 2.6, resulting to essential progress in speed and decreases
in power consumption and price per transistor. Nowadays, processors employing two billion
FETs, many of them using gate lengths only 30 nm or less, are being produced (Fig.2.6).
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Figure 2.6: Trends in the number of transistors per digital chips and transistor channel. To keep
up with this trends length of channel in transistors has been reduced. However, this shrinking
cannot continue for too long, which is why new structures such double-gate FETs and new
materials like graphene have been introduced hoping to reach even shorter length and higher
processing speed. (Extracted from (Schwierz, 2010)
Moore’s law has forecast the trend of silicon chips in the last forty years (Krautschneider
et al., 1997). For more than four decades, silicon has been the most important CMOS technol-
ogy of the today’s information society. It is thought that silicon is going to be the dominant
process for at least one more decade (Krautschneider et al., 1997). However, as transistor di-
mensions approach few nanometres the silicon transistors’ behaviour becomes more uncertain
making silicon improper technology for the future circuit’s unless new solutions are found to
address its issues (Shah and Yang, 1995).
For decades shrinking the dimensions of the channel, oxide thickness and operating voltage
has been the most important key to improve the power consumption and performance of the
FET devices specially in logic applications. However, this scaling cannot be continued forever
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as it has been anticipated several times. After years of threshold voltage downscaling, leakage
current has increased from <10−10 amp/mm to >10−7 amps/μm. Thus it is difficult to further
lower the threshold voltage and therefore, the operating voltage cannot be reduced as well
(Bohr, 2007).
Another issue arises from scaling the oxide thickness. Although reducing the oxide thick-
ness results in device performance improvement and operating voltage decrease, due to leakage
current, it is reaching the limits. Gate oxide in 65 nm technology of Intel FETs (SiO2) is only
1.2 nm, which is equal to 5 layers of silicon atoms. This shows that downscaling is reaching
the dimension of atoms. In other word, we are running out of atoms. Furthermore, there is
a limit for increasing the doping concentration. As the doping concentration increases, the
carrier velocity degrades due to increase in scattering.
Reducing channel length has been also another key approach to improve characteristics of
FET devices. In high-performance applications, FETs must quickly respond to Vgs variations,
requiring high-mobility and short channel. However, short channel length results in problems
such as threshold voltage roll-off, and drain induced barrier lowering (DIBL) (Krautschneider
et al., 1997).
Short channel problems (effects) is one of the most challenging issues in the nanoscale
MOSFETs. When the channel length is comparable to the junction thickness, which is relevant
in nano-transistors, the gate barrier height is lowered, which lead to decreasing the threshold
voltage (Vth). In addition, if high voltages for drain junction is applied to a short channel
transistor, the gate barrier height decreases even more, which causes the threshold voltage to
decreases further. This issue is known as drain-induced barrier lowering (DIBL). Eventually,
the MOSFET reaches a point called the punch-through, where the gate is totally unable to
control the drain-source current flow.
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Normally, two physical phenomenon are attributed to the short-channel effects, which are
1. The impairing the drift characteristics of the electron in the short channel
2. The threshold voltage changes because of channel length shortening
In other point of view, short-channel effects are distinguished into five different effects
1. Hot electrons
2. Velocity saturation
3. Surface scattering
4. Impact ionization
5. DIBL and punch-through
According to prediction of scaling theory (Bohr, 2007), in order to make a robust FET
against short channel effects, a FET with a thin gate-controlled region (measured in the vertical
direction) and a thin barrier must be designed. The fact that in graphene it is possible to have
channels that are as thin as one atom layer is perhaps the most interesting properties of graphene
for application in transistors (Schwierz, 2010).
Although there are reported devices with extremely thin channels, such as iii-v HEMTs
with typical channel length of 10-15 nm and silicon-on-insulator MOSFETs using channel
with thickness of less than 2 nm, the rough surface results in deteriorated mobility (Aberg
and Hoyt, 2005). More importantly, a significant threshold voltage variation is seen in these
devices because there is a fluctuation in body thickness of these devices and the same problem
is expected to happen when the thickness of iii-v HEMT is reduced to only a few nanometres
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(Schwierz, 2010). These issues are seen at thicknesses that are much greater than that of
graphene.
Another important issue in the modern MOSFETs is the series resistance between the
source and drain junctions, which is becoming more significant as the gate length is reduced
(Krautschneider et al., 1997). Therefore, significant amount of research has been devoted to
suppressing the short channel effects and optimizing the series resistance in modern transistors.
As a result device engineers have been trying to find alternatives materials with better scalabil-
ity and higher carrier velocity (Schwierz, 2010). So far graphene has been shown to have very
high carrier velocity and scalability compared to silicon and other counterparts such as GaAs.
2.7 Carbon-based devices
As the end of silicon scaling has been predicted number of times due to technical reasons and
scaling alone only results in fulfilling the needs of one generation, introducing a fundamentally
new material based on essentially different physical properties compared to the silicon is of a
great interest among the device engineers.
However, switching to a new material is challenging task to do. Because logic circuit
fabrication needs complex processes and device fabrication plants are extremely expensive to
implement. In addition, introducing new material requires the fabrication plants to be replaced
or modified significantly, which costs a lot of money. Therefore there are objections among
logic designers against introducing alternatives for silicon. However, the conditions is not
the same for radiofrequency applications. This field is supported and dominated by defence
applications. Because of need and advances in wireless communications, the military is wiling
to spend great amount of money in research into new radiofrequency devices. In addition,
radiofrequency chips are not as complex as the logic circuits are. Therefore, the readiness
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for changing the device concept and introducing new devices is much more than that of logic
circuits. As indications,it is seen that different materials and device types have been applied
in radiofrequency electronics, including high-electron-mobility transistors (HEMTs) based on
iii-v semiconductors such as GaAs and InP, silicon n-channel MOSFETs, and different types
of bipolar transistors (Moore, 2003).
Graphene, as new material for transistor channel was first introduced for application of
radiofrequency. It is hoped that by using graphene, which is one atom thick layer of graphite, it
is possible to fabricate MOSFETs with extremely thin channels, which will make these devices
able to be scaled to shorter channel lengths and lower delay without facing the short-channel
issues that limits the operating frequency of the current silicon devices. Therefore, proposing
new devices would be one of the most promising alternatives to improve silicon (Eiji and
Takeda, 1997).
Graphene in its mono-layer form is a pure two-dimentional (2D) material. Its lattice com-
prises regular hexagons of carbon atoms. The graphene lattice constant, a, is 0.246 nm and
the bond length of adjacent carbon atoms, Lb, 0.142 nm. The application of this material has
been reported long time ago in (May, 1969) when it was not even called graphene. However,
all the attempts to make stable graphne all failed. Therefore, for long time it was thought that
graphene cannot be existed and stable at room temperature (May, 1969). However, it was ex-
perimentally shown to be stable at room temperature in 2004 paper by the Manchester group
(Novoselov et al., 2004) to start the huge amount of research on this material.
2.7.1 Advantages of graphene-based electronics
In 2004 an extremely high carrier mobility (≈ 10000 cm2/V.s) of graphene has been experi-
mentally and theoretically shown (Novoselov et al., 2004). However this property of graphene
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needs to be discussed in more detail, which is given later in this chapter. Due to its high mobil-
ity, if graphene is applied as material of MOSFETs’ channel, those devices could be considered
as semi-ballistic transistors. Furthermore, extraordinary high conductance of graphene results
in very high current and low delay in carbon-based transistors. The electron or hole transport
in graphene occurs in the p-orbitals perpendicular to the surface, and the exceptional transport
characteristics have been connected to a single spatially quantized sub-band populated by donor
carriers with low effective mass of me = 0.06×m0 or by light and heavy holes with masses
of mh = 0.03×m0 and mh = 0.1×m0 (Eiji and Takeda, 1997). Mean-free path for carriers of
λ ≈ 400nm at 300K, is another prospect of realizing ballistic devices, even at relaxed feature
sizes compared to the state-of-the-art CMOS technology (Eiji and Takeda, 1997).
2.7.2 Disadvantages of graphene-based electronics
In the modern digital circuit, complementary MOS (CMOS) is the dominant technology. A
CMOS technology apply both n and p type FETs in order to make low power circuits. The
main idea is that at final states only one type is on and the other one is completely off so the
path between VCC and GND is disconnected.
The major benefit of CMOS over other technologies is that in the final states, a number
of the Transistors are in off state resulting in having no static current.This feature of silicon
MOSFETs, makes silicon CMOS enable to offer exceptionally low static power consumption.
Consequently, any possible successor to the current MOSFET, which is to be applied in CMOS-
like logic circuit should have very good switching characteristic, as well as an Ion/Io f f , in range
of 104 to 107 (Aberg and Hoyt, 2005).
To do so, a bandgap of 0.4 eV or more is required in conventional FETs. In addition, to
make CMOS circuits, n- and p-type FETs are required with Vtn = −Vt p for a proper CMOS
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